1.INTRODUCTION
In today's semiconductor world, integration technology is improving and refining dramatically. With the continuous increase of integration densities and complexities, the problem of integrated circuit (IC) testing has become much more acute. IC testing is now no more a back-end issue, rather it has become a front-end burning issue, which needs an economic solution with reliable performance. Electronic equipments and products have become part and parcel of our daily life. Zero failure, high reliability and longevity are major business issues as well as customer expectation for the electronic goods. In many applications, accuracy and high reliability are essential and even life critical as in medical and aerospace applications. The key components of an electronic product are integrated circuits (ICs).
Dramatic improvement of integration technology in IC manufacturing is rapidly leading to exceedingly complex, multimillion transistor chips. All the functionalities of an electronic system are being integrated on a single chip in less than 2 cm² silicon area. It is known as system-on-a chip (SoC) which is the future of the IC technology. This growth is expected to continue in full force for the future years. However to make its production practical and cost effective, the semiconductor industry roadmaps identify a number of major hurdles to overcome. The key hurdle is related to test and diagnosis.
Since 1990, the Semiconductor Industry Association (SIA) has been working to construct a roadmap to show the trends of research and development in integrated circuit technologies. SIA's prediction shows that the basic motto for the research in semiconductor technology is ''the smaller the device, the lower the cost, the higher the performance''. Moore's Law predicts that silicon complexity quadruples every three years.
The figure below shows SIA's projection of the number of transistors per cm² and feature size in micrometer for complex ICs (such as microprocessor). It shows that the feature size of the transistors is decreasing exponentially whereas transistors density that can be fabricated per cm² is increasing exponentially Within the context of such increasing integration densities and complexities, problems associated with the testing of ICs such as test generation, testing time, testing speed, testing cost, test scheduling, test access mechanism, controllability of the inputs, observability of the outputs have become much more complex and acute. The cost of testing has become a major portion of the total cost of an electronic product. It is predicted in a survey that it will soon cost more to test a transistor than to make it provided the current trend of increasing complexities are maintained. Fig.1 shows that although the costs associated with transistor manufacturing continue to shrink, testing costs are on the rise 
ANALOG CIRCUITS

Analog Fault Detection
Analog circuits usually are tested functionally against their specifications, since they have few inputs and outputs and relatively few devices. Test inputs are generated from the specifications. With the advent of mixed-signal ICs, the observability of the analog circuits has been significantly reduced, when they feed on chip ADCs. Putting entire systems on a chip should eventually reduce I/O ports even further, thus reducing the observability of increasingly complex circuits
Analog Fault Model
The conventional fault models for analog circuits are catastrophic or hard faults, where an analog component becomes open or shorted. These are easy to test. The other type of fault models is parametric or soft faults, where an analog R, L, C or transistor transconductance value changes sufficiently that it moves outside its tolerance box and causes unacceptable performance degradation of the analog circuit. These are difficult to test.
MOSFET Faults
2.3Analog Fault Modeling
The basic problem with analog circuit fault diagnosis is the absence of efficient fault models. 80-90% of analog faults involve shorted and open resistors. Open faults are hard faults in which the component terminals are out of contact with the rest of the circuit creating a high resistance at the incident of fault in the circuit. In the circuit under test (CUT), short circuit faults were simulated by 1 resistance while open circuit faults were simulated by 1 M resistance. The simulations were carried out using PSPICE software and PSPICE UA741 model represents operational amplifiers.
Types of PSPICE Analyses Used for Analog Circuit Simulation
Analog fault simulation is needed to evaluate the fault coverage, and effectiveness of set of specification generated using PSPICE simulation. The two PSPICE analyses used for analog IC circuit testing are as follows:
Monte Carlo Simulation Analysis & DC Supply Current Monitoring in Transient Analysis
Circuits Used for Monte Carlo Analysis
The circuits used for Monte Carlo simulation analysis are as follows:
Low 
Circuits used for DC Supply Current Monitoring
MOS Differential Amplifier Device MOS Differential Amplifier Device With Active Load
2.4.2.1.1Introduction of Faults
To obtain the responses of the CUT (Circuit Under test), several defects typically occurring in the CMOS analog processes were modeled and simulated. The five major types of faults in MOS transistor that were simulated are as follows:
a. DSS (Drain Source Shorts) 
Fig2.4Fault Free Output of MOS Differential Amplifier Device
Open faults are disconnection caused by missing sections of conductive paths. They can be modeled by the insertion of a high resistor value together with a capacitor connected in parallel with the resistor. The short faults are caused by additional conduction paths that connect two or more nodes of the circuit together. They are modeled by the simple insertion of a resistor between two nodes. The parameters of the resistors in open fault models were in the range (1 K -10M ) and in GOS faults in the range(30K -150 ) and in short faults in the range(1K -100K ). The locations of faults were chosen at random. The above faults were simulated for various kinds of above mentioned detection methods to be employed for analog IC fault detection. Monte-Carlo Simulation was done for all the faults listed.
For each type of fault models 50 runs After Monte-Carlo Simulation (MCS) is completed supply current monitoring was done as well for each kinds of faults listed. It was worth noting that while supply current changed to a less appreciable value, the DC current supplied for operation of MOS changed to more appreciable value.
So a new method of IC fault detection is proposed 
Types of PSPICE Analysis Used for Digital Circuit Simulation
The PSPICE analysis used for analog IC circuit testing is as follows:
Transient Analysis The Faults are simulated using PSPICE with the help of transient analysis. All the digital faults are simulated by introducing the faults in the digital circuit. But for implementation of ANN the training data can be prepared using FFT which saves more time in devising the data. Table (FTT) FTT usually lists all single-fault/no-fault conditions in the circuit against the resulting state of both internal and external nets. To obtain acceptable diagnosis performance, the ANNs need to be trained with all entries in FFT, which increases exponentially with circuit size. The training data are formed using single and multiple struck at faults. Inputs to the ANN are consecutive sets of binary circuit inputs and corresponding outputs fed in a serial form for each set of input combinations in the FFT. The number of input sets fed into the ANN is dependent on the type of data selected (all possible input combinations, 50%of possible input combinations or test vectors). When the ANN with the FFT data derived from circuit test vectors, a compact, flexible and efficient ANN architecture is produced that provides significant improvement in multiple fault diagnosis. in multiple fault diagnosis.
Fault Truth
Circuits Used For Testing
The circuits used for digital IC testing are as follows:
Full Adder Half Subtractor 2-Input AND Gate Half Adder PAL or PLA circuits
Fig3.1An Example Circuit
Table3.2 Fault Truth Table of the example circuit
Each entry in the table is formed by sequences of the string (i1, i2, g1, g2) repeated for all i1 and i2 combinations. This is repeated for each of the cases: fault free, i1 stuck-at 0(i1/0), i2 stuck-at 1(i2/1) and g1 stuck-at 0(g1/0). Each case (row) represents a separate input pattern to the ANN.
Table3.1 ANN inputs representation
MIXED SIGNAL CIRCUITS
ICs with analog, digital and mixed signal circuits on the same substrate are now common. Designers want to integrate analog and digital devices on the same chip to reduce circuit packaging and assembly costs. Typically, mixed-signal chips perform some whole function or sub-function in a larger assembly such as the radio subsystem of a cell phone, or the read data path and laser sled control logic of a DVD player. They often contain an entire system-on-a-chip. Examples of mixed-signal integrated circuits include data converters using delta-sigma modulation, analog-todigital converter/digital-to-analog converter using error detection and correction, and digital radio chips. Digitally controlled sound chips are also mixed-signal circuits. With the advent of cellular technology and network technology this category now includes cellular telephone, software radio, LAN and WAN router integrated circuits. The growth of these applications areas is explosive.
Circuits Used For Mixed Signal Circuit Testing
NRZ-RZ
Both the techniques of analog and digital are used here. .
